-The threading defects involved in the GaAs/Si heterostructure have been studied in as-grown and annealed specimens. Their origin is related to the imperfections of the interface : impurities, roughness and discontinuities of misfit dislocation network. Large parts of the GaAs layer are almost free of stress in the annealed specimen. Residual stresses and defects are located at the boundaries between the Lomer dislocation arrays. Small antiphase domains are also observed.
INTRODUCTION
It is well established that the high defect density, which appears in the GaAs layers grown on silicon, limits the possibility of applications of this heterostructure /l/. These defects are formed because of the different lattice constants and thermal expansion coefficients of GaAs and Si. As a result of these mismatches, defects in the GaAs film are formed during the growth process or during postgrowth cooling by their propagation into the epilayer. Many works on GaAs/Si and more generally on semiconductor heterostructures with large lattice mismatch are concerned with the reduction of the defect density in the active layer using post annealing /2/ or strained superlattice 3 The fundamental question is not to know how to reduce by one or two orders of magnitude the defect density but to obtain directly a heteroepitaxial system without defects in the deposited layer. In order to progress in this direction it is necessary to determine the origin of the defects which thread in the epitaxial layer. This paper gives some results obtained by TEM on the structural defects involved in the GaAs/Si heterostructure. More precisely, the origin of threading defects is discussed in terms of interface and misfit dislocation network imperfections.
SPECIMEN PREPARATION
The samples are grown by Molecular Beam Epitaxy in a RIBER 2300 and a Varian Gen I1 MBE systems. The (001) silicon substrates are misoriented by 4O toward <110>. The substrate preparation has been described elsewhere /4/. One of the goals of the GaAs/Si epigrower is to obtain a uniform layer thickness. For this reason, it is necessary to limit the three dimensional (3-D) growth of GaAs by using a low substrate temperature at the beginning of the first stage of the epitaxy. 300°C is taken in this work. The first 10 nm have been grown by MEE (Migration Enhanced Epitaxy) at 300°C /5/; the next 50 nm by MBE also at 300°C. The thermal annealed samples have been heated in situ at 640°C for 75 min in order to improve the crystalline quality of the GaAs film /2/.
A thickness of 60 nm has been chosen because it is sufficiently la obtain misfit dislocations. It is also small enough to avoid relaxation ( strain associated with the thermal expansion mismatch and the diffc between growth and room temperatures. In addition, this thickness is sucl the GaAs/Si interface can be studied directly by plan view technique W. preparation of the GaAs film.
TEM OBSERVATIONS
The defects of the GaAs layer are studied using plan view sample: moir6 and weak-beam techniques.
The (110) cross-sectional samples are not adapted to the study complete misfit dislocation network. In this case, the (001) interfi imaged as a line and only the set of <110> dislocations can be seen / 6 / . information is obtained with plan view technique. With the electrox parallel to the growth direction, the interface between GaAs and directly imaged on the TEM screen. The specimen preparation £01 observations consists only of the silicon substrate thinning by chc etching from the back side, since the 60 nm layer of GaAs is transparc the 200KV electrons.
The crystalline imperfections have been observed in the GaAs layer the moir6 technique described by ROCHER et al. / 7 / . Moir6 patterns are,f by superposing' the GaAs epilayer and the Si substrate. In the case of pc GaAs films deposited on Si, moir6 fringes are uniform and strictly parall the reflecting planes. The moir6 fringe deviations reveal the imperfec which disturb the crystallinity of the GaAs epilayer. Techniques bas single and double system of moir.5 fringes have been employed in this WC single system of fringes is obtained with only one reflection in position. The experimental conditions for double moire observations defined as follows : the incident beam, nearly parallel to (0Ol)Si through GaAs and Si-and produces the moire pattern. More precisell reflexions (220), (220) and (400) are in Bragg position. Double diffra effects occur 8
The bright field and the (400) dark field image: simultaneously the two perpendicular moir.5 fringes related to the (220) E of Si and GaAs.
EXPERIMENTAL RESULTS
Fig. la is a (220) moir6 patterns of the as-grown specimen. The fact fringe system is not well defined, is related to a poor crystallogr quality of the layer. Nevertheless, the moire spacing, equal to 5.4 nm, that the lattice parameter of the GaAs layer is close to its bulk value.
The weak beam image of fig. lb gives absolutely no evidence of orga misfit dislocation network. Below 350°C the GaAs layer cannot be def plastically and the layer is always under stress /g/. The partial relax experimentally observed could be explained by twinning processes and a density of point defects. The measured length of dislocations segments is from 10 to 100 nm. It is nearly the same in each <110> direction. There is no influence of the steps related to the vicinal. surface on the structure of the misfit dislocations. The dislocation lines are not so straight. These results are certainly related to the formation and the rearrangement of the misfit dislocations during the annealing process in relation to the physical and chemical quality of the substrate surface. They can be also related to the roughness of the interface as observed by HULL et al. and ROCHER et CHARASSE /11, 6/. Fig. 3a is a ( 4 0 0 ) weak beam image of the misfit dislocation network. Here, ~.t appears as complex array of small white triangles organized along the two <110> directions. These white triangles are due to a residual contrasts of the two families of perpendicular misfit dislocations. Similar observations have been performed by ISHIDA /10/. The triangles are organized in arrays of limited size : less than ten of them in each direction. All the areas with a perfect dislocation network are free of threading defects.
According to CH01 et al. /2/, the annealing process is very efficient for improving microstructures of epilayers having a high density of defects. Nc stacking faults and microtwins are observed in the annealed GaAs film.
Defects in the epilayer
The fig. 3b shows a moire pattern obtained with the experimental conditions discribed above on the same area than fig. 2 and fig. 3a . The observed moir6 pattern is not uniform. Perfect double moirk fringe system are seen in many areas with a typical size of about 100 nm where the GaAs film is free of stress. The directions of each system of moir6 fringes are parallel tc the (2201Si planes. The observed moirk fringe spacing is equal to 5 nm for the (220) reflection as given by calculation assuming bulk GaAs and Si lattice constants.
Fringes are locally deformed and they can also disappear completely. Such contrast is related to local changes in the orientation of the GaAs layer and show the region under stress. A typical imperfection, arrowed A, is shown on fig. 3b . Fig. 3a is (400) weak beam image of the same region. There is a direct correspond1 between A on fig. 3b and the high concentration of defects observed in 1 fig. 3a . This high concentration of defects is located at a boundary between two misfit dislocation sub-arrays.
The size of homogeneous moire zones is 2 or 3 times larger than the size of the misfit dislocation sub-array. The coalescence between two interfacial dislocation sub-arrays can be then obtained without emission of defects in the epilayer .
The density of threading dislocations is, in these conditions, related to the size of the misfit dislocation sub-array. In the ideal case, the misfit dislocation network could be constituted by an unique and perfect two dimensional Lomer dislocation array covering all the interface to avoid all the threading defects.
Antiphase boundaries
The antiphase boundary (APB) is one of the most controversial defects in the GaAs/Si heterostructure. APB have been observed on these specimens using the (200) reflexion of GaAs in Bragg position. This experimental condition has been chosen because : i) the (200) is a forbidden reflection for silicon, and the intensity 1200 given by the silicon is always very weak. There are then no moirb fringe system to mask the contrast due to APB. ii) the two different kinds of domains are characterized by the exchange of the Ga and A s sites. The fig. 4 shows typical dark contrasts, marked A, which are directly related to antiphase boundaries. Their shapes, looped ribbons, are elongated in a <110> direction. the sizes are limited to about 100 nm and 30 nm. A very large majority of the layer is constituted by the same GaAs structure. Only less than 1% of the layer is constitued by the antiphase sfructure AsGa. The low density of antiphase domains (GaAs/AsGa) is probably related to the roughness experimentally observed at the GaAs/Si interface /6, 11/. 
CONCLUSION
The high density of defects observed in the GaAs/Si hetrostru appears to be directly related to the interface imperfections : roughnes defects of the misfit dislocation network. In particular, the densi threading defects is a function of the size of homogeneous misfit disloc sub-arrays.
The result concerning the thermal origin of the misfit dislocatio certainly important : at low temperature there is no plastic deformati relax the stresses due to the lattice mismatch. At high temperature growth appears which is not in good agreement with a uniform thic deposition. This remark suggests that growth temperature must be high e to enable to deform plasticaly the GaAs layer and low enough to limit th growth.
Despite the progress made up to date, the optimization of the g conditions of GaAs on Si has not yet been achieved. The reduction o defect density in the GaAs/Si heterostructure needs a better understandi the effect of both the three dimensional growth and the surface quality o substrate on the mechanism of creation of misfit dislocations. Final1 theory it would be possible to obtain GaAs/Si free of threading disloca if a perfect misfit dislocation network located at the interface cou achieved.
